Question
1. Define the following terms as they relate to interrupts. Hardware trigger Interrupt enable bit I in the PRIMASK register Interrupt enable bit in the NVIC_EN0_R register Interrupt priority in
the NVIC_SYS_PRI3_R or NVIC_PRI1_R register Interrupt arm bit like bitl (INTEN) in the NVIC_ST_CTRL_R register Interrupt vector
Fig: 1
Fig: 2
Fig: 3
Fig: 4
Fig: 5
Fig: 6
Fig: 7
