Question

1) Implementing a 4-to-1 multiplexer in Verilog