3. Extra Credit: Read [2] and create a layout/schematic of any of the full adder cells in this article (important: any layout you create, should LVS correctly). Perform an analysis of

area/delay on this gate. More points for comparing your layout to the performance in this journal article and/or creating more than 1 layout (teams of two are allowed for this part of the HW)