Search for question
Question

4. Using Verilog HDL data flow modeling, design a 16-bit arithemtic unit as shown in the figure below. The unit has input control lines to select the required operation, two

inputs (A and B)each with size of 16-bit and an output Y with size of 16-bit.

Fig: 1

Fig: 2