Question

5. Develop a Verilog HDL design of the circuit provided in problem #1. Show your HDL code as well as the simulation results.

Fig: 1