(5 pts) Sketch the transistor schematic of an 8-word x 2 bit pseudo-n MOS NOR based ROM that serves as a lookup table to implement a full adder. NOTE: You

need not show the decoder logic.