6. Using Verilog HDL, design a binary full adder using three NOT-MAJORITY gates and two inverters as shown below. (Test bench and simulation are not required)