figure 1 details the vhdl model of a finite state machine fsm with ref
Figure 1 details the VHDL model of a finite state machine (FSM). With reference to this Figure, answer the following questions: a) Identify the number of inputs, number of outputs and number of statesof the FSM.(5 Marks) b) State, with an explanation, if the FSM is of Moore or Mealy type.(3 Marl c) Explain when the state of the FSM will change. d) Draw a state diagram to describe the sequential behaviour of the FSM. e) Explain the purpose of a test bench unit for this FSM, It is NOT necessary to write any VHDL code for a test bench.
*The amount will be in form of wallet points that you can redeem to pay upto 10% of the price for any assignment. **Use of solution provided by us for unfair practice like cheating will result in action from our end which may include permanent termination of the defaulter’s account.Disclaimer:The website contains certain images which are not owned by the company/ website. Such images are used for indicative purposes only and is a third-party content. All credits go to its rightful owner including its copyright owner. It is also clarified that the use of any photograph on the website including the use of any photograph of any educational institute/ university is not intended to suggest any association, relationship, or sponsorship whatsoever between the company and the said educational institute/ university. Any such use is for representative purposes only and all intellectual property rights belong to the respective owners.