I.Estimate the minimum delay from input A to output B and choose transistor sizes to achieve the delay. The initial NAND3 gate may present a load of 16. of transistor

width on the input and the output load is 45. of transistor width.