Question

Referring to Fig. A19, write down a pair of input combinations, which if applied to thelogic circuit inputs in sequence, would reveal the timing hazard.

Fig: 1