Search for question
Question

Write down the Verilog-HDL continuous assignment statement corresponding to the circuit of figure A1:

Fig: 1

Fig: 2