Question

2) Implement a 16-to-4 basic encoder in Verilog