3. Design the circuits that will place an npn transistor in (a) cutoff, (b) active with Vc 5 V, and (c) saturation using a +9.4 V(dc) regulated voltage source.