B. Save random initial values in each register inside the RF (use Verilog initial statement). C. Add the RF symbol block diagram and complete the necessary connections. D. Create waveform (University program VWF) to simulate and verify your block diagram. Make sure to show the two read data from the register file (RF).
Fig: 1
Fig: 2
Fig: 3
Fig: 4
Fig: 5