• The realization of the system requires four storage registers (delay elements). Is itpossible to reduce the number of storage registers by using a different structure? Ifso, draw the flow

graph; if not, explain why the number of storage registers cannot bereduced.