Given the following Verilog continuous assignment to a single-bit wire 'J': Write down an equivalent continuous assignment statement, expressed in terms of the 4-bit signals 'A' and 'B',

Fig: 1

Fig: 2

Fig: 3