Write down the correct equivalent Verilog continuous assignment for Figure A14.
B(1) ►
A[1]►
B[0) ►
A[0]
Jan 2023
1
Figure A14
KD5065: C Programming and Digital Systems
A15
Figure A15 shows the K-Map of a sum-of-products logic circuit showing the
groupings used to form the products.
AB
/B
00
01 11 10
01000 IC
1 10 C
1
B
JA
A
Figure A15
M
/B
(2.5 marks)
Given that the circuit contains timing hazards, what type of hazard is the circuit
experiencing?
(2.5 marks)
A16
Referring to figure A15, what is the correct pair of input combinations, which if
applied to the logic circuit inputs in sequence, would reveal the timing hazard.
(2.5 marks)
Fig: 1