Search for question
Question

3.10 Trace the behavior of a D latch (see Figure 3.19) for the input pattern in Figure 3.97. Assume

Q is initially 0. Complete the timing diagram, assuming logic gates have a tiny but nonzero

delay.

UDS O

R

Q

Figure 3.97 D latch input pattern timing diagram.

Fig: 1