) Draw the circuit diagram of CMOS SRAM cell. If the power voltage for SRAM cell is 3V, what are the approximate logic voltage level at bit line when it

stores "1" an “O". b) 1) In the CMOS SRAM cell, what is the power dissipation, if the drain to source leakage current in the transistor is negligible. 2) In a 1 Mbit, SRAM if the transistor leakage is 1pA per transistor, and power supply s3V, what is the power dissipation from the memory block. 3) Find the sizes of transistors in SRAM so that there is no “write" disturb. c) Draw the architecture of 64 bit SRAM and explain how the reading and writing is accomplished.