b in a system on a chip with 1 billion transistors the subthreshold le
B) In a system on a chip with 1 billion transistors, the subthreshold leakage of OFF transistors for off transistors is 100nA/um for a low threshold devices and 10nA/um for high threshold devices. The gate leakage is 5nA/um. Junction leakage is negligible. Memories use low- leakage devices everywhere. Logic uses low-leakage device in all but 5% of the paths that are most critical performance.The process used is 1.2 V - 65 nm, n =25 nm, 100 million transistors are in logic gates and rest in memory arrays. The average logic transistor width is 12% and the average memory transistor width is 4 2. The memory arrays are divided into banks and only the necessary bank is activated so the memory activity factor is 0.02. The static CMOS logic gates have an average activity factor of 0.1. Each transistor contributes 1 fF/um of gate capacitance and 0.8 fF/um of diffusion capacitance. a) Estimate the switching power when operating at 1 GHz frequency. b) Estimate static power consumption.
*The amount will be in form of wallet points that you can redeem to pay upto 10% of the price for any assignment. **Use of solution provided by us for unfair practice like cheating will result in action from our end which may include permanent termination of the defaulter’s account.Disclaimer:The website contains certain images which are not owned by the company/ website. Such images are used for indicative purposes only and is a third-party content. All credits go to its rightful owner including its copyright owner. It is also clarified that the use of any photograph on the website including the use of any photograph of any educational institute/ university is not intended to suggest any association, relationship, or sponsorship whatsoever between the company and the said educational institute/ university. Any such use is for representative purposes only and all intellectual property rights belong to the respective owners.