Design a CMOS logic gate that implements the logic function Y = ABC+DE based on the CMOS

reference inverter. Select the transistor sizes to give the same delay as that of the reference inverter

if the load capacitance is the same as that of the reference inverter.