Question

Given the timing waveforms shown in Fig. A11, write down the Verilog-HDL primitive gate instance that produces output 'F' from inputs 'A' and 'B'.

Fig: 1

Fig: 2