Question

What is the Verilog continuous assignment statement corresponding to the logic circuit shown in figure A6?

Fig: 1

Fig: 2