Question

What is the Verilog continuous assignment statement corresponding to the logic circuit shown in figure A6?

Question image 1Question image 2