With reference to Fig. A8, write down the name of the Verilog-HDL primitive element for components labelled 'T1' and T2'.

Fig: 1