Write down a Verilog-HDL primitive gate instance corresponding to the waveform in figure A3, assuming A and B are inputs and F is the output?