Write down the Verilog-HDL continuous assignment statement equivalent to the logic circuit shown in figure A18.