Question

Write down the Verilog-HDL continuous assignment statement equivalent to the logic circuit shown in figure A18.

Fig: 1

Fig: 2