7. Use the truth table below to create a circuit in verilog HDL with three inputs (x,y,z) and four outputs(a,b,c,d) with each output equal to the truth table below. Show

your HDL code as well as the simulation results.