AM M Assignment KD4009 (Component 002 - Lab Report) 2023/24 Module Information Module Title: Digital Electronics and Communications Module Code: KD4009 Module Tutor: Mojtaba Mansour Abadi Assessment set by: Mojtaba

Mansour Abadi Academic Year: 2023-2024 Northumbria University NEWCASTLE Dates and Mechanisms for Assessment Submission and Feedback Date of hand out to students: 02/10/2023 Mechanism to be used to disseminate to students: eLP Date and Time of Submission by Student: 22/01/2024 Mechanism for Submission of Work by Student: eLP Date by which Work, Feedback and Marks will be returned to Students: 02/02/2024 Mechanism(s) for return of assignment work, feedback and marks to students: eLP Assignment Brief Clear statement of the work that students are expected to undertake: Please see the instruction below Further Information Learning Outcomes assessed in this assessment: Assessment Criteria/Mark Scheme: See the guidance below Referencing Style: References are included in IEEE style Expected size of the submission: The report should not exceed 25 pages including all figures and code Assignment weighting: This assignment is worth 40% of the module marks. It is an individual assignment. Academic Integrity Statement: You must adhere to the university regulations on academic conduct. Formal inquiry proceedings will be instigated if there is any suspicion of plagiarism or any other form of misconduct in your work. Refer to the University's Assessment Regulations for Northumbria Awards if you are unclear as to the meaning of these terms. The latest copy is available on the University website. Failure to submit: This coursework is compulsory. The University requires all students to submit assessed coursework by the deadline stated in the assessment brief. Where coursework is submitted without approval after the published hand-in deadline, penalties will be applied as defined in the University of Work. Late Submission Policy on the https://www.northumbria.ac.uk/static/5007/arpdf/lateappr Learning Outcomes: Knowledge and Understanding: 1. Knowledge of mathematics will be applied to analyse communication systems and digital circuits, coursework. (AHEP4, C1) will be assessed in the Intellectual Professional skills & abilities: 3. Design methodology will be covered, starting from a set of specifications and design of digital and communication systems. This will be assessed in the coursework. (AHEP4, C5) 1 4. A set of 4 experiments in the semester will allow the students to develop their practical skills. Will be assessed in the coursework. (AHEP4, C12, M12) 4-bit computer (L1, L3, L4) Problem Statement: This report is based on the last Digital Electronics laboratory session. You need to go through the steps and complete the given tasks. Here is a summary of the lab and tasks you need to do. In this exercise we want to simulate a simple 4-bit programmable computer system. Our computer is capable of toggling 4 relay switches on and off based on the given program. The program is stored in a 256x4 ROM component. Each 4-bit cell represents a line of code. The first bit sets the status of the relay (on = 1, off = 0). The second bit is not used (can be ignored). The last two bits are the address of the relay (00 = relay 1, 01 = relay 2, 10 = relay 3, 11 relay 4). = The computer operation starts by reading the ROM content at address 0 (reading cycle). The ROM outputs are interpreted and set the corresponding relays (processing cycle). With each clock cycle, the ROM address increases, and the new settings are applied to the relays. After each clock cycle the command is read from ROM an interpreted by the processing unit. The processing unit (ALU) sets the designated relay status based on the contents of the ROM. These cycles continue till the computer reaches the end of the program which is identified by a stop point. After reaching the end of the code, the address is set to zero and the whole process repeats. The user can set the stop point of the program using 8-bit dip switches. The computer can be reset by a reset switch which restart the reading/processing cycles from address 0. The computer can be stopped and run by a toggle switch (start/stop). Objectives: 1- Create the system block diagram representing the computer with main required block (10%) 2- Add a description on how your solution works and explain the purpose of each block in your diagram (10%) 3- Create the computer circuit schematic in the simulation software: a. Add correct gates and other required logic components and connect them (30%) b. Add comment to your simulation file (5%) c. Use a hierarchy to break down the system into smaller modules (5%) 4- Perform the simulation and show the functionality of the computer by plotting the correct timing diagram: a. Show the reading and processing cycles as well as relay states for at least one memory address (10%) b. Show the function of reset button (10%) c. Show the function of start/stop button (10%) d. Show the function of start/stop point (10%) The report needs to be submitted as a PDF file with each section clearly specified using the numbers given in the objective section.

Most Viewed Questions Of Logisim

V. a) Sketch a 3 input NOR gate with transistor widths chosen to achieve effective rise and fall resistance equal to that of a unit inverter ( R). Assume all the diffusion nodes are contacted. Draw the equivalent circuit for the falling output transition and the rising output transition.

Verified Answer

the message signal m(t) has the Fourier transform shown in Figure P-3.11(a). This signal is applied to the system shown in Figure P-3.11(b) to generate the signal y(t).The 1. Plot Y(f), the Fourier transform of y(t). 2. Show that if y(t) is transmitted, the receiver can pass it through a replica of the system shown in Figure P-3.11 (b) to obtain m(t) back. This means that this system can be used as a simple scrambler to enhance communication privacy.

Verified Answer

4. Design a combinational circuit with inputs a, b, c, d and outputs w, x, Y, z. Assume that the inputs a, b, c, d represent a 4-bit signed number (2s complement). The output is also a signed number in which is the 2s complement of the input.

Verified Answer

Question 5 (Programmable Logic): Tabulate the PLA programming table for the four Boolean functions listed below.Minimize the number of product terms and draw the PLA circuit. A(x, y, z)=\sum(0,1,5,7) B(x, y, z)=\sum(2,4,5,6) C(x, y, z)=\sum(0,1,2,3,4) D(x, y, z)=\sum(3,6,7)

Verified Answer

1. Suppose we have the signal x(n) = (0.9)^n u(n-50) as input to the LTI system with impulse response h(n)= (0.8)^n u(n). a) Compute (using a for-loop) and plot the output y(n) for 0 <= n <= 100. You might want to use the MATLAB function "stem" to plot. b) Compare this to theory. c) Repeat (a-b) for h(n) = (-0.8)^n u(n).

Verified Answer

An array of 10 isotropic elements are placed along the z-axis a distance d apart. Assum-ing uniform distribution, find the progressive phase (in degrees), half-power beam width (in degrees), first-null beam width (in degrees), first side lobe level maximum beam width (indegrees), relative side lobe level maximum (in dB), and directivity (in dB) (using equations and the computer program Directivity of Chapter 2, and compare) for (a) broadside (b) ordinary end-fire (c) Hansen-Woodyard end-fire

Verified Answer

Figure 1 is a dimensioned plot of the steady state carrier concentrations inside a pn step junction diode maintained at room temperature. Is the diode in forward or reverse bias? Explain your answer. Does low level injec tion prevail? Explain your answer. What are the p- and n-side doping concentrations? Determine the applied voltage, VA. Determine the built-in potential, Vi- If we know this diode is made of silicon, determine the width of the depletionregion, W.

Verified Answer

9. If a GSM timeslot consists of 6 trailing bits, 8.25 guard bits, 26 training bits, and 2 traffic bursts of 58 bits of data. Find the total number of bits in each time slot. If a frame has 8 slots, find the total number of bits in each frame, also calculate overhead bits in each frame and frame efficiency.

Verified Answer

2. (Streetman 6th 5.24 modified) In a p+-n junction reverse biased at 10 V,the capacitance is 10 pF. If the doping of the n side is doubled and there verse bias changed to 80 V, what is the capacitance? What is the maximum doping on the n side (after doubling) that makes it possible to apply a reverse bias of 80 V in silicon? In GaAs? (see Figure 5-22)

Verified Answer

You are required to design a sequence detector circuit which detects all non-overlapped instances of the input pattern "10110" in a string of bits coming through an input line X and generates an active high output Y when detected. ) Produce a suitably labeled Moore machine state diagram for this problem. In the design, make sure that there are no missed patterns and explain the choice of number of states, number of bits in the state representation and the choice of the next state transitions in detail. Write a truth table that tabulates the states / transitions of the sequence detector and the output signal. Derive and simplify the Boolean expressions for the next state logic and the output. Sketch and label a schematic diagram that implements your solution using D-type flip flops and your choice of logic gates. Clearly identify the key blocks of the state machine on the diagram. Sketch the timing diagram for the clock, input, current state and output signals for the following input sequence (assume the state machine is reset at the start of the sequence): 10101110110. Assume the input signal is asynchronous and make sure that you correctly align the transitions for the synchronous signals. Discuss the graphs in terms of transitions on the state diagram presented in Part (a). Demonstrate that your state machine correctly identifies the correct input pattern in the input string given.

Verified Answer