Complete the following timing diagram for a D-type latch which has a positi ve logic gate inputG, data input D, as well as outputs Q and Qn. Then complete the corresponding e vent tablewhich already includes values for time, D, and G.

Fig: 1

Fig: 2