Figure A5 shows a cascade of multiplexers. When S is logic-0, the output Y is driven by the upper input (0), and when S is logic-1 the output is driven by the lower input(1). Write down an equivalent Verilog continuous assignment for Fig. A5.

Fig: 1

Fig: 2